## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**Applicant:** MORITA, Yoshitsugu et al **Examiner:** ZARNEKE, David A.

**Application No.:** 10/550,839 **Filed:** November 13, 2006

Int. Application No.: PCT/JP2004/004228 Group Art Unit: 2891

**Attorney Docket No.:** 71,051-020 **Confirmation No.:** 5484

Title: SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING

**THEREOF** 

\_\_\_\_\_

## **RESPONSE**

Mail Stop: RCE

**Commissioner for Patents** 

P.O. Box 1450

Alexandria, Virginia 22313-1450

Dear Sir:

In response to the Final Office Action from the Examiner dated November 17, 2009, please consider the accompanying remarks. A complete listing of all claims pending in the application is included for the Examiner's convenience. This Response is being submitted timely with a Request for Continued Examination (RCE).